상세 보기
STARC: Crafting Low-Power Mixed-Signal Neuromorphic Processors by Bridging SNN Frameworks and Analog Designs
- Han, Kyuseung;
- Oh, Kwang-Il;
- Lee, Sukho;
- Jang, HyeongUk;
- Lee, Jae-Jin;
- ... Lee, Woojoo;
- 외 1명
WEB OF SCIENCE
4SCOPUS
3초록
Developing low-power neuromorphic processors capable of inferring outcomes from SNN Frameworks presents significant challenges, largely due to the gap between frameworks and analog circuit-based SNNs. This paper analyzes the root of this gap as stemming from over/underflow issues and proposes mixed-signal neurons as a solution, further developing a neural core composed of these neurons. In the development of the neural core, we incorporate a design methodology for application-specific neural core optimization. We advance to develop a neural engine as an independent IP, ultimately introducing the snnTorch Architecture (STARC), an integrated mixed-signal neuromorphic processor architecture. The STARC processor, developed as a prototype, demonstrates operational correctness and exceptional low-power performance. © 2024 Copyright is held by the owner/author(s). Publication rights licensed to ACM.
키워드
- 제목
- STARC: Crafting Low-Power Mixed-Signal Neuromorphic Processors by Bridging SNN Frameworks and Analog Designs
- 저자
- Han, Kyuseung; Oh, Kwang-Il; Lee, Sukho; Jang, HyeongUk; Lee, Jae-Jin; Kwak, Hyunseok; Lee, Woojoo
- 발행일
- 2024-08
- 유형
- Proceedings Paper
- 저널명
- Proceedings of the 29th International Symposium on Low Power Electronics and Design, ISLPED 2024
- 언어
- ENG
- 출판사
- Association for Computing Machinery, Inc