상세 보기
A 5-20 GHz 5-Bit True Time Delay Circuit in 0.18 mu m CMOS Technology
- Choi, Jae Young;
- Cho, Moon-Kyu;
- Baek, Donghyun;
- Kim, Jeong-Geun
Citations
WEB OF SCIENCE
14Citations
SCOPUS
15초록
This paper presents a 5-bit true time delay circuit using a standard 0.18 mu m CMOS process for the broadband phased array antenna without the beam squint. The maximum time delay of similar to 106 ps with the delay step of similar to 3.3 ps is achieved at 5-20 GHz. The RMS group delay and amplitude errors are <1 ps and <2 dB, respectively. The measured insertion loss is <27 dB and the input and output return losses are <12 dB at 5-15 GHz. The current consumption is nearly zero with 1.8 V supply. The chip size is 1.04 x 0.85 mm(2) including pads.
키워드
True time delay; CMOS; phased array antenna; beam squint; DPDT switch; ARRAY RECEIVER; BAND
- 제목
- A 5-20 GHz 5-Bit True Time Delay Circuit in 0.18 mu m CMOS Technology
- 저자
- Choi, Jae Young; Cho, Moon-Kyu; Baek, Donghyun; Kim, Jeong-Geun
- 발행일
- 2013-06
- 유형
- Article
- 권
- 13
- 호
- 3
- 페이지
- 193 ~ 197
- 언어
- ENG
- 출판사
- IEEK PUBLICATION CENTER
- 발행국가
- 대한민국
- 분량
- 5 페이지
- ISSN
- E 2233-4866
P 1598-1657