TEI-ULP: Exploiting Body Biasing to Improve the TEI-Aware Ultra-Low Power Methods

  • Lee, W.
  • Kang, T.
  • Lee, J.
  • Han, K.
  • Kim, J.
  • 외 1명
Citations

WEB OF SCIENCE

10
Citations

SCOPUS

10

초록

Temperature effect inversion (TEI) phenomenon in ultra-low power (ULP) VLSI circuits has been identified as an important effect by both academia and industry. Although a number of ULP methods that attempt to exploit the TEI phenomenon have been proposed, the small size of the design exploration space when applying these methods to ULP circuits hinders them from achieving their full potential. This is mainly due to the limited granularity of the supply voltage level control. Starting with an intuition that the body biasing (BB) technique is a key to overcome this limitation, this paper exploits the BB technique along with the TEI-aware voltage scaling (TEI-VS) method and TEI-aware frequency scaling method (TEI-FS), so as to substantially increase the design spaces of these methods. Techniques for optimally combining the BB technique with TEI-VS and TEI-FS are introduced. Simulation results with the latest commercial CMOS process technologies for ULP designs demonstrate the effectiveness of the proposed methodology. IEEE

키워드

Aerospace electronicsDelaysLow-power electronicsSpace explorationTransistorsVery large scale integrationVoltage control
제목
TEI-ULP: Exploiting Body Biasing to Improve the TEI-Aware Ultra-Low Power Methods
저자
Lee, W.Kang, T.Lee, J.Han, K.Kim, J.Pedram, M.
DOI
10.1109/TCAD.2018.2859240
발행일
2019-09
유형
Article in Press
저널명
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
38
9
페이지
1758 ~ 1770