Scaling Effect on Silicon Nitride Memristor with Highly Doped Si Substrate

  • Kim, Sungjun; 
  • Jung, Sunghun; 
  • Kim, Min-Hwi; 
  • Chen, Ying-Chen; 
  • Chang, Yao-Feng; 
  • 외 4명
Citations

WEB OF SCIENCE

93
Citations

SCOPUS

100

초록

A feasible approach is reported to reduce the switching current and increase the nonlinearity in a complementary metal-oxide-semiconductor (CMOS)-compatible Ti/SiNx/p(+)-Si memristor by simply reducing the cell size down to sub-100 nm. Even though the switching voltages gradually increase with decreasing device size, the reset current is reduced because of the reduced current overshoot effect. The scaled devices (sub-100 nm) exhibit gradual reset switching driven by the electric field, whereas that of the large devices (>= 1 mu m) is driven by Joule heating. For the scaled cell (60 nm), the current levels are tunable by adjusting the reset stop voltage for multilevel cells. It is revealed that the nonlinearity in the low-resistance state is attributed to Fowler-Nordheim tunneling dominating in the high-voltage regime (>= 1 V) for the scaled cells. The experimental findings demonstrate that the scaled metal-nitride-silicon memristor device paves the way to realize CMOS-compatible high-density crosspoint array applications.

키워드

low-power; memristors; nonlinearity; scaling; silicon nitride; RESISTIVE SWITCHING CHARACTERISTICS; RANDOM-ACCESS MEMORY; ULTRA-LOW POWER; FORMING-FREE; HFO2-BASED RRAM; SELF-COMPLIANCE; DEVICE; BEHAVIOR; MECHANISMS; THICKNESS
제목
Scaling Effect on Silicon Nitride Memristor with Highly Doped Si Substrate
저자
Kim, Sungjun; Jung, Sunghun; Kim, Min-Hwi; Chen, Ying-Chen; Chang, Yao-Feng; Ryoo, Kyung-Chang; Cho, Seongjae; Lee, Jong-Ho; Park, Byung-Gook
DOI
10.1002/smll.201704062
발행일
2018-05
유형
Article
저널명
Small
권
14
호
19